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 i 
ABSTRACT 
VCO as a ubiquitous circuit in many systems is highly demanding for the control of 
phase noise. Lowering the noise migrated from the power supply has been a trending 
topic for many years. Considering the Ring Oscillator (RO) based VCO is more 
sensitive to the supply noise, it is significant to find out a useful technique to reduce the 
supply noise. Among the conventional supply noise reduction techniques such as 
filtering, channel length adjusting for the transistors, and the current noise mutual 
canceling, the new feature of the 28nm UTBB-FD-SOI process launched by the ST 
semiconductor offered a new method to reduce noise, which is realized by allowing the 
circuit designer to dynamically control the threshold voltage. In this thesis, a new 
structure of the linear coarse-fine VCO with 1V supply voltage is designed for the ring 
typed VCO. The structure is also designed to be flexible to tune the frequency coverage 
by the fine and coarse tunable on-board resistors. The thesis presents the model of the 
phase noise reduction method. The model has also been proved to be meaningful with 
the newly designed VCO circuit. For instance, given 
1μV
√𝐻𝑧
 white noise coupled on the 
supply, the 3GHz VCO can have a more than 7dBc/Hz phase noise lowering at the 
10MHz frequency offset.    
 ii 
TABLE OF CONTENTS 
       Page 
 
LIST OF TABLES ......................................................................................................... iv 
LIST OF FIGURES ........................................................................................................ v 
INTRODUCTION .......................................................................................................... 1 
CHAPTER                                                                                                              
1.1 Motivation ............................................................................................ 1 
1.1.1 Summary of Clock jitter effect on different systems ...............3 
1.1.2 The Threshed Voltage (𝑉𝑡ℎ) modulation feature of ST 28nm 
FDSOI UTBB ...........................................................................................8 
1.2 Organization ...................................................................................... 10 
VCO PRINCIPLES AND BASICS OF JITTER THEORY ....................................... 11 
2.1 Principles of free-running RO and current-starved VCO ................. 11 
2.1.1 Free-running RO fundamentals ..............................................12 
2.1.2 Fundamentals of the current-starved VCO .............................13 
2.2 Overview of phase noise and jitter .................................................... 16 
2.2.1 Fundamentals of phase noise and jitter ..................................16 
2.2.2 Jitter classification from the testing perspective ....................19 
2.3 Basics of cyclostationary or frequency-correlated noise model of RO21 
2.4 A summary of popular VCO phase noise or jitter lowering method 23 
METHOD OF PHASE NOISE MINIMIZATION WITH FDSOI UTBB PROCESS26 
3.1 Technology introduction and Vth efficient controllability .............. 26 
3.2 VCO phase noise minimization induced by the supply noise .......... 33 
 iii 
CHAPTER                                                                                                         Page 
3.3 Free running RO and fake-biased current starved VCO with the 
proposed method ................................................................................................... 41 
3GHZ COARSE-FINE VOLTAGE-CONTROLLED RO DESIGN  AND NOISE 
REDUCTION ................................................................................... 47 
4.1 Discussion of the design algorithms ................................................. 47 
4.2 3GHz coarse-fine current starved VCO design ................................ 51 
4.3 Noise reduction model test on current addition coarse-fine VCO ... 61 
CONCLUSIONS .......................................................................................................... 65 
REFERENCES …………………………………………………………………….68 
 
  
 iv 
LIST OF TABLES 
Table Page 
Table 1 BER of JESD204B protocol for different grade of data rate......................... 6 
Table 2 Drivability comparison of different nodes on UTBB device ...................... 33 
Table 3 Design parameters of the V-I converter ...................................................... 54 
Table 4 Summary of Phase Noise for the real coarse-fine VCO .............................. 64 
  
 v 
LIST OF FIGURES 
Figure Page 
Figure 1 Basic PLL block diagram ............................................................................. 2 
Figure 2 Jitter effect on a sequential logical system ................................................... 3 
Figure 3 High-Speed SERDES system [6] ................................................................. 4 
Figure 4 Eye diagram example of a 16k overlapping ................................................. 5 
Figure 5 Eye Diagram Mask Example ....................................................................... 5 
Figure 6 Radom Jitter model with the normalized time ............................................. 6 
Figure 7 Conversion comparison of the low and high frequency............................... 7 
Figure 8 RF communication illustration, f2 is the interferer ...................................... 8 
Figure 9 Vth vs. VSB simulation of a PMOS transistor ............................................. 9 
Figure 10 block diagram of a simple oscillator transfer function [13] ..................... 11 
Figure 11 a three-stage Ring Oscillator .................................................................... 12 
Figure 12 steady state oscillation signal ................................................................... 13 
Figure 13 Current Starved VCO buffer stage ........................................................... 13 
Figure 14  Current Starved VCO .............................................................................. 15 
Figure 15 output waveform of ideal and non-ideal oscillator [10] ........................... 17 
Figure 16 spectra of ideal and non-ideal oscillator output ....................................... 17 
Figure 17 Phase noise illustration ............................................................................. 18 
Figure 18 graphical illustration of converting phase noise to jitter .......................... 19 
Figure 19 phase noise to jitter conversion with Leeson’s model ............................. 19 
Figure 20 An example of different types of jitter ..................................................... 20 
Figure 21 phase noise and jitter simulation panel in cadence SpectreRF ................ 21 
Figure 22 cyclostationary noise model of a RO ....................................................... 22 
Figure 23 cyclostationary noise spectrum at the output the frequency domain [14] 23 
 vi 
Figure                                                                                                                      Page 
Figure 24 Leeson model of oscillator phase noise plot ............................................ 23 
Figure 25 an example of V-I compensation technique ............................................. 25 
Figure 26 technology path from Bulk Planar to the UTBB FD-SOI. The red arrows 
from 1 to 4 stands for 𝐼𝑠𝑢𝑏, 𝐼𝐺, 𝐼𝐺𝐼𝐷𝐿, and 𝐼𝑗 respectively ....................................... 26 
Figure 27 PMOS testbench of VTH vs. VSB, VSD, and VSG ................................ 29 
Figure 28 NMOS testbench of VTH vs. VBS, VDS, and VDS ............................... 29 
Figure 29 the relation of body bias voltage the threshold voltage for PMOS, VSG = 
VSD =0.6V .................................................................................................................. 30 
Figure 30 the relation of body bias voltage and the threshold voltage for NMOS, 
VGS= VDS = 0.6V ...................................................................................................... 30 
Figure 31 the relation of the drain to source voltage and the threshold voltage ....... 31 
Figure 32 the relation of the drain to source voltage and the threshold voltage for 
PMOS, VGS = 0.6V, VBS = 0V .................................................................................. 31 
Figure 33 The relation of the gate to source voltage and the threshold voltage for 
PMOS, VSB= 0V, VSD =0.6V.................................................................................... 32 
Figure 34 The relation of the gate to source voltage and the threshold voltage for 
NMOS, VBS =0V, VDS = 0.6V .................................................................................. 32 
Figure 35 a single period of the transient current of the free running RO ............... 33 
Figure 36 Delay variation minimization method ...................................................... 34 
Figure 37 RMS noise generation .............................................................................. 36 
Figure 38 𝑇𝑑 variation without compensation (𝛼 = 0) ............................................ 36 
Figure 39 𝑇𝑑𝜎 vs. 𝛼.................................................................................................. 37 
Figure 40 𝑇𝑑 variation with 𝛼 = 13.6 ....................................................................... 37 
Figure 41 𝑇𝑑 variation with 𝛼 sweeping from 0 to 30 ............................................. 38 
 vii 
Figure                                                                                                                    Page                                                                                  
Figure 42 the testbench to plot the relation between 𝑇𝑑𝑓 and 𝑣𝑑𝑑(𝑓) .................... 40 
Figure 43 the relation of 𝑇𝑑𝑓 and 𝑣𝑑𝑑(𝑓) ............................................................... 40 
Figure 44 the testbench to plot the relation of 𝑇𝑑𝑓 and 𝑣𝑑𝑑(𝑓) for 𝛼 swept from 0 to 
20.................................................................................................................................. 41 
Figure 45 the relation of 𝑇𝑑𝑓 and 𝑣𝑑𝑑(𝑓) for 𝛼 swept from 0 to 20....................... 41 
Figure 46 white noise source setup........................................................................... 42 
Figure 47 spectrum of the 3GHz free running RO ................................................... 43 
Figure 48 phase noise plot of the 3GHz free running RO ........................................ 43 
Figure 49 spectrum of the 1GHz free running RO ................................................... 44 
Figure 50 phase noise plot of the 1GHz free running RO ........................................ 44 
Figure 51 3GHz fake-biased current starved RO ..................................................... 45 
Figure 52 spectrum of the 3GHz fake, biased current starved RO ........................... 45 
Figure 53 the phase noise plot of the 3GHz fake, biased current starved RO .......... 46 
Figure 54 typical coarse-fine LC tank VCO structure .............................................. 49 
Figure 55 PLL application of coarse-fine VCO with capacitor bank structure ........ 49 
Figure 56 relation of 𝑓𝑜𝑠𝑐 and 𝑉𝑐 of the coarse-fine algorithm of the LC tank VCO
...................................................................................................................................... 50 
Figure 57 PLL application of coarse-fine VCO of addition algorithm .................... 51 
Figure 58 Current Addition VCO diagram ............................................................... 53 
Figure 59 Coarse Tune current mismatch, Δ𝐼𝑐𝑜𝑎𝑟𝑠𝑒 < 0.07% .............................. 55 
Figure 60 Fine Tune current mismatch, Δ𝐼𝑐𝑜𝑎𝑟𝑠𝑒 < 0.09% .................................. 55 
Figure 61 Current Addition mismatch, Δ𝐼𝑠𝑢𝑚 < 7.2𝜇% ........................................ 56 
Figure 62 Current mismatch from I_sum to I_bias, Δ𝐼𝑏𝑖𝑎𝑠 < 0.24% ..................... 56 
Figure 63 Oscillation frequency vs. Vc_coarse and Vc_fine ................................... 57 
 viii 
Figure                                                                                                                      Page 
Figure 64 VCO frequency tuning with R_fine ......................................................... 58 
Figure 65 VCO frequency tuning with R_coarse, different colors stand for different 
R_coarse ....................................................................................................................... 59 
Figure 66 gain and phase plot of the opamp used in the V-I .................................... 60 
Figure 67 loop gain and phase plot of the coarse stage V-I for the stability analysis
...................................................................................................................................... 61 
Figure 68 loop gain and phase plot of the fine stage V-I for the stability analysis .. 61 
Figure 69 VCO output spectrum when 𝑓𝑜𝑠𝑐 = 2.67GHz ......................................... 62 
Figure 70 VCO output phase noise plot when 𝑓𝑜𝑠𝑐 = 2.67GHz .............................. 62 
Figure 71 VCO output spectrum when 𝑓𝑜𝑠𝑐 = 3.0GHz ........................................... 63 
Figure 72 VCO output phase noise plot when 𝑓𝑜𝑠𝑐 = 3.0GHz ................................ 63 
Figure 73 VCO output spectrum when 𝑓𝑜𝑠𝑐 = 3.32GHz ......................................... 64 
Figure 74 VCO output phase noise plot when 𝑓𝑜𝑠𝑐 = 3.32GHz .............................. 64 
 
 1 
CHAPTER 1 
INTRODUCTION 
The Voltage Controlled Oscillator (VCO) is a ubiquitous block in many analog, 
digital, or control systems to generate a periodical signal with the controllable period 
or frequency. The ideal VCO has following features:  wide frequency tuning range, 
high linearity between oscillation frequency (𝑓𝑜𝑠𝑐) and controlling voltage (𝑉𝑐𝑡𝑟𝑙), the 
low jitter of the output signal, and low power consumption [1].  
The jitter of a periodic signal roughly means the position variation of a point 
(commonly refers to the zero-crossing point) of a signal compared to its ideal position 
after a period [2]. Jitter minimization is one of the trending topics in VCO design; 
however, the effort to reduce jitter is often achieved with the sacrifice of other 
requirements such as narrower frequency tuning range, or higher power [2]. 
This work will propose a new way of using a new process of STMicroelectronics to 
reduce phase noise of VCO1, which highly correlated to the jitter of output2. The work 
will also propose a new VCO structure to help reduce the phase noise and achieve other 
goals for the VCO design at the same time. The phase noise lowering method will get 
confirmed in the proposed VCO circuit. 
1.1 Motivation 
As the core component of Phase Lock Loop (PLL), the VCO is widely applied to the 
digital sequential circuit, high-speed I/O system, and data converters. Local Oscillators 
(LO) also use the VCO in the RF transceiver. In almost every application, VCO phase 
noise has raised the most concern because it has a considerable influence on the output 
                                                 
1 the math definition will be in Chapter 2 
2 the relation of phase noise and jitter will be given in Chapter2 
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signal quality for an analog system or data precision for a digital system.        Figure 1 
represents a conceptual block diagram of the PLL system. In general, suppose the PLL 
is a 2nd order system. It is true that a proper PLL architecture, such as a higher 
bandwidth selection, will reduce the VCO phase noise near its oscillation frequency 
(also called Close-In phase noise). For the broadband or far-out phase noise, the PLL 
will not only fail to suppress it but also suffer the peaking issue at the boundary of close-
in and far-out phase noise plots [2], [3]. Another issue of purely relying the PLL on 
reducing VCO noise is it will inevitably lose the control of the reference clock noise. 
The noise transfer function from the reference clock to the output is similar to a low-
pass filter, whereas the transfer function from the VCO to the output is a high-pass filter. 
If we push to select a higher bandwidth of PLL to reduce VCO noise, the reference 
clock will introduce more noise [2]. As a result, the dilemma of PLL bandwidth design 
caused by these two noise source must be avoided by lowering the inherent VCO phase 
noise. The first part of this section will discuss VCO phase noise influence on different 
systems. Then the second part will introduce the way of reducing jitter by a new feature 
of ST FDSOI UTBB process. 
 
VCO
:Nc
Frequency 
Divider
Reference 
Clock
Output
Clock
Phase Detector
 Error
Loop Filter
Feedback 
Clock
 
       Figure 1 Basic PLL block diagram 
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1.1.1 Summary of Clock jitter effect on different systems 
Jitter can directly impact the performance of a sequential logic system since it will 
cause uncertainty of the clock period [4]. Timing uncertainty for a digital circuit often 
includes two effects:  skew and jitter. Skew is static and does not depend on time, which 
means this effect is predictable. Different from the skew, jitter is dynamic, which means 
its uncertainty is changing with time [5]. Figure 2 represents one effect of clock jitter, 
i.e., to make sure the clock is sampling the data always at the stable point. The condition 
is given by the equation 1.1 and 1.2. 
𝑇𝑐𝑙𝑘 − 2 𝑡𝑗𝑖𝑡𝑡𝑒𝑟 ≥ 𝑡𝑐−𝑞 + 𝑡𝑝𝑙𝑜𝑔𝑖𝑐 + 𝑡𝑠𝑒𝑡𝑢𝑝 (1.1) 
𝑇𝑐𝑙𝑘 ≥ 𝑡𝑐−𝑞 + 𝑡𝑝𝑙𝑜𝑔𝑖𝑐 + 𝑡𝑠𝑒𝑡𝑢𝑝 + 2 𝑡𝑗𝑖𝑡𝑡𝑒𝑟 (1.2) 
From the two equations we know that clock jitter can significantly reduce the stable 
sampling space, forcing the clock period to be longer to meet the timing requirement. 
Moreover, stable edges of the sampling clock for the sequential circuit is also required. 
For example, for a high-speed several GHz digital system, the standard deviation (σ) 
for the jitter tolerance should be less than 10ps. 
D
Q
Q
Clk
jitter jitter
Combinational 
Logic
Data 
Input
T
 
Figure 2 Jitter effect on a sequential logical system 
VCO jitter related issues are also widely discussed in High-Speed I/O (Serial Link, 
or SERDES) systems.  This domain mainly focuses on the high-speed data transmission 
success from the transmitter (TX) to the receiver (RX) through the channel on PCB.  
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Figure 3 represents Serializer-Deserializer (SERDES) system where the VCO is usually 
inside the PLL at the TX side and within the Clock and Data Recovery (CDR) at the 
RX side. In the real situation, neither data nor clock will be as  
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Figure 3 High-Speed SERDES system [6] 
ideal as the demonstration in the figure. The phase noise of VCO will profoundly impact 
the performance of the entire system. One of the most important indicators for the 
system performance is the Bit Error Rate (BER) at the data or clock output, which is 
often indicated by “opening” of the eye diagram. Figure 4 is an example of an eye 
diagram. It is usually generated by overlapping all the frames of a long transient 
simulation. Each frame includes a two unit interval (UI), and the length of each UI 
equals one sampling clock period. The eye diagram will help to observe the jitter from 
the crossing point and reflect the BER on the “eyeliner.” A serial link system often tests 
two types of jitter, namely deterministic jitter (DJ) and random jitter (RJ). DJ is bounded, 
which is caused by the circuit and signal interference, such as signal reflection caused 
by impedance mismatch [7]. The DJ problem will be mostly observed with short-time 
simulation or testing. The “eye mask” testing can quickly detect the DJ effect. Figure 5 
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is a real eye mask test result. To pass the test, the “eyeliner” should never touch the 
green “eye mask.” If the “eye mask” testing failed, it would indicate the BER will also 
be high. Rather than DJ, RJ is unbounded and will keep accumulating with time. The 
RJ model follows Gaussian distribution [7]. The model curve is at the left or right 
crossing points of an eye diagram. In Figure 6 if σ is small, it will take more σ from the 
crossing points (jitter center) to reach the BER testing region, which is the red box in 
Figure 4. That means the BER testing in the region is low.    Table 1 lists the BER 
requirement of JESD204B protocol. A higher data rate often requires a higher BER, 
which means less jitter tolerance. The red box in Figure 4 is the BER testing region for 
the JESD204B protocol [8]. 
UI
0.6UI0.2UI
BER<10^(-12)
0.2UI
Idealiest data 
sampling point  
Figure 4 Eye diagram example of a 16k overlapping 
 
Figure 5 Eye Diagram Mask Example 
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·
σ
 
Figure 6 Radom Jitter model with the normalized time 
Data Rates 3.125Gbps 6.375Gbps 12.5Gbps 
Bit Error 
Rate (BER), 
0.6 UI 
around the 
center of 
data 
≤ 1e-12 ≤ 1e-15 ≤ 1e-15 
   Table 1 BER of JESD204B protocol for different grade of data rate 
The jitter in an ADC encoding clock will also significantly impact the ADC 
performance, especially for a high-speed analog input signal.  Figure 7 illustrates how 
the jitter will cause more conversion error for a higher frequency analog signal. This 
issue will severely lower the Effective Number of Bits (ENOB) for a precision ADC. 
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Figure 7 Conversion comparison of the low and high frequency 
The first order equations of an N-bit ADC SNR and the ideal SNR of jitter tolerance 
and input frequency are equations 1.3 and 1.4 [9]. For example, for a 14-bit ADC, if the 
encoding clock jitter is 350fs, the input frequency can be as high as 35MHz; if the jitter 
reduces to 100fs, the input frequency will be able to increase to 122.5MHz. 
𝑆𝑁𝑅𝑏𝑖𝑡 = 6.02𝑁 + 1.76   (1.3) 
𝑆𝑁𝑅𝑖𝑑𝑒𝑎𝑙 = −20log (2𝜋𝑓𝑡𝑗𝑖𝑡𝑡𝑒𝑟) (1.4) 
In RF applications, the VCO is frequently used as a Local Oscillator (LO). If the 
phase noise is high, we may receive an unwanted signal at the receiver [10].  Figure 8 
demonstrates how the receiver is affected by the interferer signal (f2). If the phase noise 
of the LO is small, after the down conversion at the RF receiver side, there should be 
enough frequency gap between the ideal signal (f1) and non-ideal interferer (f2), which 
allows us to use a low-pass filter (LPF) to reconstruct the f1. If the phase noise in LO 
is high, both desired signal and interferer will be “broadened.” If they are too close in 
 8 
the frequency domain, the two signals will overlap after the LPF. As a result, the desired 
signal will not be able to reconstruct successfully [10]. 
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Figure 8 RF communication illustration, f2 is the interferer 
1.1.2 The Threshed Voltage (𝑉𝑡ℎ) modulation feature of ST 28nm FDSOI UTBB   
Section 1.1.1 summarized how jitter issues degenerate the performance of different 
systems. VCO jitter as a significant component of overall jitter must be as low as 
possible. This subsection will introduce a new feature of ST 28nm FDSOI UTBB which 
support a new way to reduce the VCO phase noise. The detailed method will be 
discussed in Chapter 3. 
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Supply noise contribute to a large part of VCO phase noise. Bypass capacitors will 
not be clean enough supply noise for a VCO with low jitter tolerance [10]. One way to 
solve the problem is to use another parameter with the same variation to counteract the 
supply variation due to noise. Threshold voltage (𝑉𝑡ℎ) is one choice, but it is hard to 
control with traditional processes, such as bulk CMOS [11]. Like any high-quality 
controller, a 𝑉𝑡ℎ - controllable device should meet at least four requirements: wide 
controlling node tuning range, linear relation between the input and output, high control 
efficiency, high rejection ratio to other variables. 
The new features of the FDSOI process meets all the four requirements. First, the 
control node, body bias voltage can be changed from -0.3V to 3V although the standard 
voltage supply for this process is 1V [12]. Second, the relation of the input 𝑉𝐵 and 
output 𝑉𝑡ℎ is highly linear. Third, the control efficiency is high.  Figure 9 is an example 
of simulation result to show the relation of 𝑉𝑆𝐵 and 𝑉𝑡ℎ. We can see the linearity is high. 
𝛥𝑉𝑡ℎ
𝛥𝑉𝐵
 is roughly -0.077, which is also much higher than the previous technology. Finally, 
the high rejection ratio to other variables is observed by a much smaller 𝑉𝑡ℎ  variation 
when source to gate voltage (𝑉𝑆𝐺) or drain to source voltage (𝑉𝑆𝐷) change in the same 
range. The detailed data will be presented in Chapter 3. 
 
Figure 9 Vth vs. VSB simulation of a PMOS transistor 
y = -0.0771x + 0.3928
R² = 1
0.37
0.38
0.39
0.4
0.41
0.42
-0.30 -0.20 -0.10 0.00 0.10 0.20 0.30
V
th
(V
)
VSB(V)
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In summary, the highly 𝑉𝑡ℎ- controllable feature of the FDSOI transistor allows the 
designer to customize a 𝑉𝑡ℎ for the circuit design or use the 𝑉𝑡ℎ to counteract supply 
variation due to noise. The detailed data in chapter 3 will show how the new technique 
will significantly reduce VCO phase noise from the supply noise contribution. 
1.2 Organization 
The thesis will include five chapters. Chapter 2 will overview the fundamental 
principles of Ring Oscillator (RO)and Voltage Controlled Ring Oscillators(VCRO) at 
first, such as system level math model, and transient oscillation signal. Then this chapter 
will discuss the basics of phase noise theory, the category of different jitter, the relation 
between phase noise and jitter, and the tools of measuring phase noise and jitter in 
Cadence Virtuoso. This part will also introduce the Cyclostationary Noise Concept and 
discuss the noise migration with a simple model. Finally, we will briefly talk about the 
several dominate ways to reduce the VCO phase noise due to the supply noise. 
Chapter 3 will propose a new technique to lower the VCO phase noise due to the 
variation of the voltage supply. The 𝑉𝑡ℎ  controllability feature will be represented in 
detail at first. After that, the Jitter canceling method and procedure will be demonstrated 
from the theoretical perspective. We will finally show and explain the simulation result 
from multiple perspectives with a free-running RO and an ideal-biased VCO. 
Chapter 4 will propose a Coarse-Fine current-starved VCO structure and discuss the 
motivation of this new design. Then we will show how this structure achieves the 
overall design goal. This chapter will be ending with applying the noise reduction 
technique to the new structure for proving the effectiveness of jitter minimization 
technique for this circuit. 
Chapter 5 will conclude the thesis.  
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CHAPTER 2 
VCO PRINCIPLES AND BASICS OF JITTER THEORY 
2.1 Principles of free-running RO and current-starved VCO 
An oscillator circuit from the system point of view is a negative feedback system. 
Figure 10 shows a simple block diagram of the oscillator, where 𝐻(𝑠) is the open-loop 
transfer function. The close-loop equation is given in equations (2.1) and (2.2): 
H(s)
VoutVin
 
Figure 10 block diagram of a simple oscillator transfer function [13] 
Vout(s)
Vin(s)
=
H(s)
1+H(s)
  (2.1) 
𝑠 = 𝑗𝜔0  (2.2) 
The system starts to oscillate when 𝐻(𝑠) = −1 and 𝜔0 <  ∞. The initial oscillation 
frequency is 𝜔0 , which means the noise with frequency component 𝜔0  will be 
amplified and cause the oscillation.  From the “Barkhausen criteria,” equations (2.3) 
and (2.4), we know the open loop transfer function will have 180 ° phase shift, which 
means the total phase shift around the loop is 360° [13]. 
|𝐻(𝑗𝜔0)| ≥ 1  (2.3) 
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∠𝐻(𝑗𝜔0) = 180° (2.4) 
2.1.1 Free-running RO fundamentals 
The free-running ring oscillator (RO) is the most straightforward oscillator structure, 
composed of a chain of an odd number of inverters connected input to output. Figure 
11 is a schematic of a 3-stage RO.  
Vx Vy Vz
 
Figure 11 a three-stage Ring Oscillator 
Suppose the initial condition for the RO is 𝑉𝑋 = 𝑉𝑌 = 𝑉𝑍 =
𝑉𝐷𝐷
2
. At t = 0, a small 
noise introduced at node Z. According to the “Barkhausen criteria,” each stage is an 
inverting amplifier with the gain greater that one. The noise with a particular frequency 
will accumulate through each stage, such that the phase shift after the three stages will 
come back to its original phase, or phase shifts by 360°. Noise amplitude with that 
frequency component will keep increasing until the oscillator enters the steady-state, 
where each node will oscillate between 0 and 𝑉𝐷𝐷 , and the oscillation frequency is 
stable. 
When the free-running RO is in the steady state, the oscillation frequency (𝑓𝑜𝑠𝑐) is 
determined by the total number of stages(N) and propagational delay (𝑡𝐷) of each stage. 
In equations (2.5) and (2.6), 𝐶𝑡𝑜𝑡 is the effective capacitance at each node. 𝑇𝑝ℎ𝑙 and 𝑇𝑝𝑙ℎ 
stand for the propagational delay from high to low and low to high respectively.       
Figure 12 shows the steady-state oscillation signal for each node. 
𝑓𝑜𝑠𝑐 =
1
2𝑁𝑡𝐷
=
1
𝑁(𝑇𝑝ℎ𝑙+𝑇𝑝𝑙ℎ)
  (2.5) 
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𝑇𝑝𝑙ℎ = 𝑇𝑝ℎ𝑙 =
𝐶𝑡𝑜𝑡𝑉𝐷𝐷
2𝐼𝐷
  (2.6) 
Td
Td
Td
Vx
Vy
Vz
 
      Figure 12 steady state oscillation signal 
2.1.2 Fundamentals of the current-starved VCO 
The current-starved VCO is essentially the free-running RO with current control 
circuitry added. Figure 13 is a buffer stage example of this type of VCO. For a given 
number of buffer stage, N, the 𝑓𝑜𝑠𝑐 is controlled by the time the average current 𝐼𝐷 has 
to charge and discharge a output capacitor 𝐶𝑡𝑜𝑡. The relationship between average bias 
current 𝐼𝐷, delay for each stage 𝑡𝑑, and 𝑓𝑜𝑠𝑐 is given in equations (2.7) and (2.8), where 
the parameters have the same meaning as those in a free-running RO. 
C_tot
 
Figure 13 Current Starved VCO buffer stage 
𝑡𝑑 =
𝐶𝑡𝑜𝑡𝑉𝐷𝐷
𝐼𝐷
   (2.7) 
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𝑓𝑜𝑠𝑐 =
1
𝑁𝑡𝑑
=
𝐼𝐷
𝑁𝐶𝑡𝑜𝑡𝑉𝐷𝐷
  (2.8) 
Figure 14 illustrates how the current-starved VCO works. The control voltage at the 
V-I converter will control the current value, which will determine the bias voltage VBN 
and VBP at the buffer stage. When N1 and P1 work in the saturation region, the current 
out the V-I converter will mirror to each inverter. When the VCO works in the steady 
state, the input and output voltage will alternate between 0 and 𝑉𝐷𝐷. The input and 
output will not be inverted entirely like an ideal inverter since a delay is needed. The 
delay will keep accumulating along the N number of stages to generate a 360° or 
multiples of 360° phase shift when this signal comes back to the same node.  
The right part of Figure 14 show voltage and current time domain plots for a single-
period during the charge and discharge operation. Let us discuss the charging details 
first. From t0 to t1, since 𝑉𝑖𝑛 is around 𝑉𝐷𝐷, P2 is off, P1_D will stay at 𝑉𝐷𝐷. The 𝑉𝐷𝑆 
for P1 is small so that P1 will not provide the current. From t2 to t3, 𝑉𝑜𝑢𝑡 will go up to 
VDD, the 𝑉𝐷𝑆 for P1 is still small so that P1 will not provide the current. The charge 
operation occurs in the transition region, which is from t1 to t2. In the beginning, Vin 
will drop to turn on P2. When P2 is turns on, the impedance of P2 will drop; Vin is still 
high enough to turn on N2. So, the P1_D will keep decreasing to follow 𝑉𝑜𝑢𝑡, and the 
current will increase. The current mirror will try to pull the P1_D as low as possible to 
drive P1 into the saturation region. The current peak at P1_S will also occur when the 
slew rate of 𝑉𝑜𝑢𝑡  is at its maximum in the real situation, since (
𝑑𝑉𝑜𝑢𝑡
𝑑𝑡
)
𝑚𝑎𝑥
=
𝐼𝑝𝑒𝑎𝑘
𝐶𝑡𝑜𝑡
 . 
After this point, Vin will continue to go down, 𝑉𝑜𝑢𝑡 going up, and P1_D will follow 𝑉𝑜𝑢𝑡 
to go higher. At the end of charge process, Vin will go low enough to turn off N2, and 
the P1_D will return to 𝑉𝐷𝐷.  N1, P1 is appropriately biased such that they can only 
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work in triode or saturation region depending on the value of 𝑉𝑑𝑠. The 𝐶𝑡𝑜𝑡 discharge 
process is similar to the charging process in the opposite way, and the critical device 
will change from P1 to N1. 
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Figure 14  Current Starved VCO 
The delay 𝑡𝑑, in equation (2.7) is the sum of rising time (𝑡𝑟) and falling time (𝑡𝑓). 
Since IPK_P1 and IPK_N1 are both mirrored from the same bias circuit, the IPK_P1 
≈ IPK_N1 = IPK. From equation (2.7), we can observe that the total amount of charge 
(𝑄𝑡𝑜𝑡) moved in the charging and discharging is 𝐶𝑡𝑜𝑡  𝑉𝐷𝐷. If we simplify the current 
pulse at N1_S and P1_S node to be the triangular shape, the equation (2.7) and (2.8) 
can be modified to equations (2.9) and (2.10). The phase noise reduction model will be 
built based on the two equations. 
𝑡𝑑 =
2𝐶𝑡𝑜𝑡𝑉𝐷𝐷
𝐼𝑃𝐾
  (2.9) 
𝑓𝑜𝑠𝑐 =
1
𝑁𝑡𝑑
=
𝐼𝑃𝐾
2𝑁𝐶𝑡𝑜𝑡𝑉𝐷𝐷
 (2.10) 
A detailed V-I converter discussion will be in chapter 4, which is a core of the new 
VCO structure. The goals of V-I converter design are to provide a wide control voltage 
tuning range, wide output current tuning range, and linear V-I relation. Since the supply 
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voltage requirement for new ST semiconductor process is 1V [12], wide range for both 
control voltage and the output current are both hard to achieve. A more critical issue is, 
the high current tuning range requires the high slope of the V-I curve. However, if the 
slope is high, the gain of the VCO (𝐾𝑉𝐶𝑂) will also be high, which will induce more 
phase noise or jitter. To avoid the design dilemma, we adopted the discrete-continuous 
structure in the V-I converter design [10]. 
2.2 Overview of phase noise and jitter 
   This section will cover three topics. The first part will be math model of phase noise 
and jitter, classification of jitter in measurers viewpoint, and a summary of phase noise 
and jitter measurement of using the Cadence SpectreRF toolbox. The second section 
will be an introduction of the cyclostationary noise model. This model will illustrate 
the process of the noise migration from the voltage supply to the output of an RO. The 
last section will be a summary of frequently-used phase noise reducing methods. 
2.2.1 Fundamentals of phase noise and jitter 
For an ideal oscillator, the time domain equation for the output is equation (2.11), 
where 𝜔𝑐  is the oscillation frequency, and the period 𝑇𝑐 = 2𝜋/𝜔𝑐 . For a non-ideal 
oscillator, the output resembles the equation (2.12), where 𝜙𝑛(𝑡) is defined as the phase 
jitter (or phase noise in the time domain3). The representative waveform of a ideal and 
non-ideal oscillator output waveform is illustrated in Figure 15. As we can observe, the 
phase jitter 𝜙𝑛(𝑡) produces a perturbation to the output that deviates from the ideal 
location of the zero-crossing point. In Figure 15, 𝑇𝑚 refers to the period length of the 
𝑚𝑡ℎ cycle [10].  
                                                 
3 Phase noise is more rigorously defined in the frequency domain 
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𝑉𝑜𝑢𝑡𝑖𝑑𝑒𝑙 = 𝐴𝑐𝑜𝑠𝜔𝑐𝑡    (2.11) 
𝑉𝑜𝑢𝑡𝑛𝑜𝑛−𝑖𝑑𝑒𝑎𝑙 = 𝐴𝑐𝑜𝑠(𝜔𝑐 + 𝜙𝑛(𝑡))  (2.12) 
 
Figure 15 output waveform of ideal and non-ideal oscillator [10] 
Figure 16 shows the frequency domain output signal of the ideal and non-ideal 
oscillator. The ideal oscillator is a spike at the operating frequency. When phase noise 
exists, the spectrum will broaden. The broader spectrum means more phase noise is 
involved in the oscillator output. For many systems, as discussed in the introduction, a 
low-phase-noise oscillator is required. The way to evaluate the phase noise is to 
measure the power at a frequency point and compare the power with signal power at 
the oscillation frequency. The range from the oscillation frequency to the measured 
frequency is called frequency offset (𝛥𝑓). Phase noise is often evaluated as the noise 
power in the frequency domain. The rigorous definition of phase noise at 𝛥𝑓 is given 
in equation (2.13), and the illustration is in Figure 17 [10]. 
·
ω
Sout
ω
Sout
 
Figure 16 spectra of ideal and non-ideal oscillator output 
𝑃ℎ𝑎𝑠𝑒 𝑁𝑜𝑖𝑠𝑒@Δ𝑓 =
 𝑎𝑣𝑒𝑟𝑎𝑔𝑒 1𝐻𝑧−𝑏𝑎𝑛𝑑𝑤𝑖𝑑𝑡ℎ  𝑛𝑜𝑖𝑠𝑒 𝑝𝑜𝑤𝑒𝑟 @Δ𝑓
𝑐𝑎𝑟𝑟𝑖𝑒𝑟 𝑝𝑜𝑤𝑒𝑟 @ 𝑓𝑐
  (𝑑𝐵𝑐)   (2.13) 
 18 
·
ω
Sout
Δf
1Hz
Carrier 
power 
fc
 
Figure 17 Phase noise illustration 
Jitter is another specification that reflects the oscillator period deviation. If the 
transient phase jitter is 𝜙𝑛(𝑡), then this transient timing jitter 𝜙𝑡𝑗(𝑡) =
𝑇𝑐
2𝜋
∗ 𝜙𝑛(𝑡) =
1
𝜔𝑐
∗ 𝜙𝑛(𝑡) . If the standard deviation of phase jitter is 𝜎𝜙𝑛  after Δ𝑇 = 𝑚 ∗ 𝑇𝑐 , the 
standard deviation of timing jitter is 𝜎 𝜙𝑡𝑗 =
1
𝜔𝑐
∗ 𝜎𝜙𝑛. When Δ𝑇 is small, the timing 
jitter is called the short-term jitter; when Δ𝑇 →  ∞, the timing jitter is called long-term 
jitter. To relate the jitter and phase noise in the frequency domain, the standard deviation 
of timing jitter is 𝜎 𝜙𝑡𝑗 needs to be recalculated in another way. Equations (2.14), (2.15), 
and (2.16) provide several critical steps in the derivation of standard deviation. 
𝜎𝑝ℎ𝑖𝑡𝑗
2 =
1
𝜔𝑐
2 ∗ 𝐸{[𝜙𝑛(𝑡 + Δ𝑇) − 𝜙𝑛(𝑡)]
2}  (2.14) 
𝜎𝑝ℎ𝑖𝑡𝑗
2 =
8
𝜔𝑐
2 ∫ 𝑆𝑜𝑢𝑡(𝑓) sin
2(𝜋𝑓Δ𝑇)
∞
0
𝑑𝑓  (2.15) 
When Δ𝑇 →  ∞, equation (15) can be simplified as: 
𝜎𝑝ℎ𝑖𝑡𝑗
2 =
4
𝜔𝑐
2 ∫ 𝑆𝑜𝑢𝑡(𝑓)
∞
0
𝑑𝑓     (2.16) 
 19 
The graphic illustration of equation (2.15) and is shown in Figure 18. The widely 
used phase noise of long-term jitter conversion with the Leeson’s model4 is shown in 
Figure 19, which corresponds to equation (2.16) [2], [3]. 
 
 
Figure 18 graphical illustration of converting phase noise to jitter 
 
Figure 19 phase noise to jitter conversion with Leeson’s model 
 
2.2.2 Jitter classification from the testing perspective 
In general, the phase noise and jitter are positively related, which means more phase 
noise will correspond to more jitter. The spectrum analyzer is the tool which generates 
a plot to measure the phase noise, and the oscilloscope will be able to measure the jitter 
directly in the time domain. From the testing perspective, timing jitter has three 
classifications: absolute jitter (AJ), periodical jitter (PJ), and cycle to cycle jitter (CCJ). 
If the ideal period is 𝑇𝑖𝑑𝑒𝑎𝑙 , after a period of testing time Δ𝑇 = 𝑚 ∗ 𝑇𝑐 , 𝐴𝐽 = Δ𝑇 −
𝑚 ∗ 𝑇𝑖𝑑𝑒𝑎𝑙. 𝑇𝑐 is the period of the real clock. AJ is also called jitter edge to edge (JEE). 
                                                 
4 Section 2.4 will introduce the Leeson’s model 
·
ω
1/ΔT
sin2(𝜋𝑓Δ𝑇)
𝑆𝑜𝑢𝑡(𝑓)
f
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PJ described the period difference of the local real clock and the ideal clock. CCJ is the 
period difference from an adjacent clock. Transient phase jitter is classified as the AJ 
or JEE. An ideal reference clock is required to measure AJ, if the reference clock itself 
is nonideal, the measured AJ will deviate a lot after long-time testing or simulation.        
Figure 20 is an example of measuring AJ(JEE), PJ, and CCJ. Tideal  = 1ns. After 
obtaining the data for each type of jitter after m cycles, the measurer will calculate the 
statistics. From the statistics viewpoint, jitters are classified as mean jitter, RMS jitter, 
and peak-peak jitter. Peak-peak jitter means the difference of max-positive and min-
negative data [5]. 
PJ(ns) -0.01 0.01 -0.02 0.02 0.00 0.018 0.03
CCJ(ns) NA 0.02 -0.03 0.04 0.01 0.036 0.07
AJ(ns) -0.01 0.00 0.02 0.00 -0.01 0.096 0.02
MEAN RMS PEAK
0.0 ns 0.99 ns 2.00 ns 2.98 ns 4.00 ns
 
       Figure 20 An example of different types of jitter 
Cadence SpectreRF is a powerful toolbox to simulate the phase noise and all types of 
jitter. As mentioned above, choosing the type of jitter to report depends on whether the 
measurer knows the exact period of the ideal reference clock. If the ideal reference is 
available, then the AJ or JEE will be the best specification to report because it is from 
the phase jitter definition. If the precise reference clock period is not available, then AJ 
or JEE value will not reflect the actual jitter. For example, in our situation, the targeting 
oscillation frequency is 3GHz; however, 3.01GHz could be possible. If we use the AJ 
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or JEE to report the jitter specification, the error will keep accumulating as the 
measuring time increases. Figure 21 is the options panel of the SpectreRF phase noise 
simulation. In the following chapters in this thesis, we will use this tool to measure the 
phase noise and jitter.  
 
Figure 21 phase noise and jitter simulation panel in cadence SpectreRF 
2.3 Basics of cyclostationary or frequency-correlated noise model of RO 
To gain more insight into noise migration from the voltage supply to the phase of the 
output signal in an RO, we will discuss the cyclostationary noise model. Figure 14 in 
the previous section has illustrated when the current-starved VCO is running, the top 
PMOS P1 and bottom NMOS N1 have two working regions, namely the triode region 
and saturation region. Both NMOS and PMOS periodically conduct when they reach 
the current peak in the saturation region. Suppose there is a white band noise source on 
the current path, the noise will not reflect the output of the circuit when it was not 
conducting. In the other words, if the circuit is periodically conducting, the noise will 
also periodically reflect at the output node. A more insightful way is shown in Figure 
22. In the situation, the current-starved VCO is simplified as a switch that is periodically 
turning on and off, where its period equals the VCO oscillation period. The white band 
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noise at the supply is sampled to the output and ultimately converted to phase noise 
[14]. 
Tc
Vout
Vn
 
Figure 22 cyclostationary noise model of a RO 
In the time domain, the cyclostationary noise y(t) at the output is merely a 
multiplication of white band noise n(t) and modulation signal m(t). In the frequency 
domain, the output is a form of convolution as equation (2.17), where f is the frequency 
of the noise source and 𝑓𝑐 is the oscillation frequency. So, the output will see the noise 
source will phase shift 𝑘 ∗ 𝑓𝑐  by the modulator, and then add together. Figure 23 
illustrates this procedure. Note that any noisy circuit with a periodical sampling or 
oscillating case will also see the cyclostationary noise effect at the output [14]. We will 
observe a series of local peaks like Figure 23 in the RO or VCO output spectra in the 
following chapters. 
𝑌(𝑓) = ∑𝑀𝑘𝑁(𝑓 − 𝑘𝑓𝑐) (2.17) 
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Figure 23 cyclostationary noise spectrum at the output the frequency domain [14] 
2.4 A summary of popular VCO phase noise or jitter lowering method 
According to Lesson model of oscillator phase noise, the actual phase noise plot in 
Figure 17 can be approximated to a couple of regions. In each region from the “close-
in,” a filtering technique to lower LC oscillator phase noise, to “far-out,” the phase 
noise will decrease as the slope of 
1
𝑓𝑁
. When N=1, the noise in the region is called 
“flicker” phase noise; when N = 0, the noise is called “white” phase noise. The model 
plot in Figure 24 is the Leeson model plot. For the VCO, “flicker” and “white” noise 
reduction is highly desired because the “close in” noise will be minimized when put the 
VCO into a PLL loop [3]. 
log(f)
Phase
Noise 
(dBc/Hz)
Δf
 white  phase noise
1/f  flicker  phase noise1/f^2
1/f^3
 
Figure 24 Leeson model of oscillator phase noise plot 
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The phase noise lowering method is one of the most important components in the 
VCO design, especially the lowering of phase jitter due to the supply noise. The section 
will introduce a few of ways this is done and point out the novelty and merit of the 
method proposed in this thesis.  
The most commonly used technique is to use the decoupling capacitor. In this 
technique if the ground or other voltage reference is noiseless the small variation of 
supply voltage due to noise will couple going to ground. Only the DC is left to bias the 
circuit. The drawback of this technique is the filtering low frequency flicker noise or 
the DC offset, the requires a large capacitance, which will significantly increase the 
chip area [10]. 
Another widely used noise reducing method is to increase the tail current in the 
differential buffer stage or “mirror” transistors, i.e., N1 in Figure 14. This will increase 
the slew rate. Referring to the illustration in Figure 22, with a given “zero-crossing” 
voltage variation, the higher slew rate will reduce the time variation or timing jitter. 
The second benefit of this technique is that it will also reduce the device internal thermal 
noise, which is another significant contribution to total phase noise. The relationship of 
device thermal noise and the drain current is in equation (2.18).  
𝑉𝑛
2 =
4𝐾𝑇
𝜆𝐼𝐷
  (2.18) 
The third way is to use the compensation technique, which is to focus on the V-I 
converter of a VCO. As shown in Figure 25, the supply voltage variation will cause the 
bias current 𝐼𝑏  and compensation current 𝐼𝑐𝑜𝑚𝑝  vary at the same time. Suppose the 
variation is in the same magnitude, namely  𝑖𝑏 ≈ 𝑖𝑐𝑜𝑚𝑝, then the desired current 𝐼𝑂𝑈𝑇 ≈
𝐼𝐵 − 𝐼𝐶𝑂𝑀𝑃, which is roughly fixed. The technique, if appropriately applied to the circuit, 
will considerably reduce every form of noise in the V-I circuit [15]. However, this 
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method is difficult to apply to the supply noise reduction of the buffer stage. In many 
VCO structures where this technique is applied, the V-I converter is at the top of the 
buffer stage to remove the supply voltage in the buffers stage. In the low-supply circuit, 
the shortage of supply voltage headroom will not support the stacking structure of  VCO. 
              
    
 
Figure 25 an example of V-I compensation technique 
The proposed method in this thesis also uses this supply voltage noise minimization 
through compensation strategy. However, it uses 𝑉𝑡ℎ  as the internal parameter to 
compensate for the period or delay variation due to noise. This method will not only 
work for the V-I converter but also improve the noise rejection on each buffer stage. 
As a result, the stacking structure is not necessary. The method has been proved to be 
compatible with the 1-V voltage supply. The following chapters starting from the 
chapter 3 will demonstrate this idea and design work. 
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CHAPTER 3 
METHOD OF PHASE NOISE MINIMIZATION WITH FDSOI UTBB PROCESS 
This chapter will present the new method to reduce the VCO phase noise generated 
by the power supply noise. The first section will discuss the dynamic controllability of 
the threshold voltage (𝑉𝑡ℎ) of this technology. The second section will propose the 
model of phase noise suppression. The last section will show the simulation results of 
the transistor-level circuits of the free-running RO and fake-biased current-starved RO 
to prove the proposed method. 
3.1 Technology introduction and Vth efficient controllability 
ST Microelectronics recently innovated and launched a 28nm process technology 
called “Ultra-Thin Body and Buried oxide (UTBB) Fully Depleted Silicon On Insulator 
(FD-SOI)” or “UTBB-FD-SOI.” The CMOS transistor is fabricated with a 7nm thin 
silicon film sitting on a 25nm buried oxide (BOX). Figure 26 shows the technology 
path from the bulk planar to the UTBB-FDSOI. For the Bulk Planar, when 
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Figure 26 technology path from Bulk Planar to the UTBB FD-SOI. The red 
arrows from 1 to 4 stands for 𝐼𝑠𝑢𝑏, 𝐼𝐺 , 𝐼𝐺𝐼𝐷𝐿, and 𝐼𝑗 respectively 
the device dimension is goes below the 20nm node, the performance is limited by 
multiple types of leakage current, such as subthreshold leakage (𝐼𝑠𝑢𝑏), gate leakage (𝐼𝐺), 
gate-induced drain leakage (𝐼𝐺𝐼𝐷𝐿), and junction leakage (𝐼𝑗). 𝐼𝐺  can be reduced by the 
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high-𝜅/metal gates. The partially depleted SOI (PDSOI) can use the thick box isolation 
to reduce the 𝐼𝑗, but will also raise the choice conflict of reducing either 𝐼𝐺𝐼𝐷𝐿 or 𝐼𝑠𝑢𝑏. 
The reason is the way of lowering 𝐼𝐺𝐼𝐷𝐿 by reducing doping in the channel will elevate 
the 𝐼𝑠𝑢𝑏, which means the 𝐼𝑠𝑢𝑏 needs to be reduced by other techniques.  Additionally, 
the PDSOI device will have other problems such as the body floating effect caused off-
state leakages, and the Drain Induced Barrier Lowering (DIBL) cannot be avoided 
because the channel thickness is higher than the depletion width. DIBL will deteriorate 
the Bulk Planar and PDSOI devices because it will make them difficult to fully turn-
off. The Extremely Thin SOI (ETSOI) and UTBB both belong to the fully depleted (FD) 
SOI family of transistors, which means their channel thickness is less than the depletion 
width. The two types of devices can support superior short-channel control to reduce 
the 𝐼𝑠𝑢𝑏, which removes the drawbacks of using the undoped channel to lower the 𝐼𝐺𝐼𝐷𝐿. 
Since the channel is completely depleted, the impact of body floating effect and DIBL 
is also minimized [12], [16], [17]. 
Among many advantages of FDSOI, the ultra-thin box option of the UTBB allows 
the designer to use the body bias or back-gate voltage (𝑉𝐵) to control the threshold 
voltage (𝑉𝑇𝐻). Equation (3.1) shows the commonly used relation between the  𝑉𝑇𝐻 and 
the 𝑉𝐵 of a Bulk Planar NMOS, where Φ𝐹 is the Fermi potential, 𝑉𝑆𝐵 is the body bias 
voltage relative to the source, and 𝛾 is the body-effect coefficient.  
𝑉𝑇𝐻 = 𝑉𝑇𝐻0 + 𝛾(√2Φ𝐹 + 𝑉𝑆𝐵 −√|2Φ𝐹|) (3.1)  
From the equation, we know the body bias voltage can change the threshold; however, 
the adjustment is limited for two reasons. First, for the Bulk NMOS device, the body-
bias voltage range is limited to -0.3V in the Reverse Body Bias (RBB) due to GIDL, 
and up 0.3V in the Forward Body Bias (FBB) because of the high risk of latch-up at 
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higher forward bias mode. For the UTBB, the body bias voltage can be extended from 
-3V in RBB to 3V in FBB. Second, the body coefficient of UTBB is also much higher 
than the Bulk Planar counterpart. For instance, the UTBB body coefficient effect 
coefficient is about 77mV/V according to the DC simulation result, which exceeds the 
ratio of Bulk Planar, 25mV/V, by a significant amount [11].  
The goal of this work is to utilize the high controllability of 𝑉𝑇𝐻 to compensate the 
supply noise influence on the oscillator. As stated in Chapter 1, the 𝑉𝑇𝐻-controllable 
device should meet four requirements:  wide controlling node tuning range, linear 
relation between the input and output, high control efficiency, high rejection ratio to 
other variables. As discussed above, the range of input control voltage is up to 6V, 
while the standard voltage supply for the process is 1V [12]. UTBB has also represented 
satisfactory linearity, high controlling efficiency and noise rejection from the cadence 
simulation results. Figure 27  and Figure 28 are the setups for the simulation. Both of 
the NMOS and PMOS are tested in the saturation region because the transient current 
of each buffer stage will be at its peak in this region. The sizing of NMOS and PMOS 
referred the actual sizes in the VCO buffer stage. 
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Figure 27 PMOS testbench of VTH vs. VSB, VSD, and VSG 
 
Figure 28 NMOS testbench of VTH vs. VBS, VDS, and VDS 
Simulations can model the relationship between 𝑉𝑇𝐻  and 𝑉𝐵  for both NMOS and 
PMOS. These are shown in  Figure 29 and  
Figure 30. We can observe for both type of transistors, the Δ𝑉𝑇𝐻 ≈ 50𝑚𝑉, when 
Δ𝑉𝐵 = 0.6𝑉. 𝑉𝑇𝐻𝑃0 = 0.3793𝑉 and 𝑉𝑇𝐻𝑁0 = 0.3544𝑉. 
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Figure 29 the relation of body bias voltage the threshold voltage for PMOS, VSG = 
VSD =0.6V 
 
Figure 30 the relation of body bias voltage and the threshold voltage for NMOS, 
VGS= VDS = 0.6V 
Figure 31 and Figure 32 showed the 𝑉𝑇𝐻 variation induced by the change of 𝑉𝐷. For 
the same range of variation at the 𝑉𝐷 node, the threshold voltage variation is roughly 
7mV for the PMOS and 5mV of the NMOS, which is much less than change caused by 
the change of the body bias as the control input. 
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Figure 31 the relation of the drain to source voltage and the threshold voltage 
     for PMOS, VSG = 0.6V, VSB = 0V 
 
Figure 32 the relation of the drain to source voltage and the threshold voltage for 
PMOS, VGS = 0.6V, VBS = 0V 
Figure 33 and Figure 34 plotted 𝑉𝑇𝐻  variation induced by the change of 𝑉𝐺 . The 
threshold voltage variation is roughly 1mV for the PMOS and 2mV of the NMOS, 
which is also much less than change caused by the 𝑉𝐵 change. 
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Figure 33 The relation of the gate to source voltage and the threshold 
voltage for PMOS, VSB= 0V, VSD =0.6V 
 
Figure 34 The relation of the gate to source voltage and the threshold voltage 
for NMOS, VBS =0V, VDS = 0.6V 
Table 2 compares the drive capability from each node on the threshold voltage for 
the NMOS and PMOS, which proves the body bias is the dominant node to modulate 
the threshold voltage for the UTBB device. In the next section, we will propose the 
phase noise reduction model by employing this feature of the device. 
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 Δ𝑉𝑇𝐻
Δ𝑉𝐵
(
𝑚𝑉
𝑉
) 
Δ𝑉𝑇𝐻
Δ𝑉𝐷
(
𝑚𝑉
𝑉
) 
Δ𝑉𝑇𝐻
Δ𝑉𝐺
(
𝑚𝑉
𝑉
) 
NMOS 76.2 8.8 7.3 
PMOS 77.9 11.5 3.3 
Table 2 Drivability comparison of different nodes on UTBB device 
3.2 VCO phase noise minimization induced by the supply noise  
The free running RO works in the same way as the current starved VCO from the 
charging and discharging perspective, which has been illustrated in Figure 14. When 
the output signal is at low or high states, the current will stay at zero but will peak at 
the transition between the two state. The only difference between the two oscillators is 
the upward current peak, and the downward current peak may have the different values 
in the free running RO. However, if 𝐼𝑃𝐾𝑃 = 𝐼𝑃𝐾𝑁 = 𝐼𝑃𝐾 in charging and discharging, 
as shown in Figure 35, the delay and the oscillation frequency are shown in the 
equations (3.2), (3.3) and (3.4), which will have the same expression of the current 
starved VCO. 
I = 0
IPK_P
IPK_N
tr
tf
 
Figure 35 a single period of the transient current of the free running RO 
𝑇𝐷 = 𝑇𝑅 + 𝑇𝐹   (3.2) 
𝑇𝐷 =
2𝐶𝑇𝑂𝑇𝑉𝐷𝐷
𝐼𝑃𝐾
   (3.3) 
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𝑓𝑂𝑆𝐶 =
1
𝑁𝑇𝐷
=
𝐼𝑃𝐾
2𝑁𝐶𝑇𝑂𝑇𝑉𝐷𝐷
 (3.4) 
We will use the PMOS threshold voltage to minimize the 𝑇𝑑 variation. As shown in 
Figure 36, the noise coupled with the ideal supply will be connected to the differential 
inputs of the amplifier and feedback to the VCO PMOS body bias. The related 
equations are from (3.5) to (3.10). 
 
VCO
VDD
vdd
 
Figure 36 Delay variation minimization method 
Suppose the time-invariant DC signal is noted as 𝐴𝐵𝐶 , the noise signal is noted as 𝑎𝑏𝑐, 
and the combined signal is noted as 𝐴𝑏𝑐, i.e., 𝐴𝑏𝑐 = 𝐴𝐵𝐶 + 𝑎𝑏𝑐. 
 𝑇𝑑 =
2𝐶𝑇𝑂𝑇𝑉𝑑𝑑
𝐼𝑝𝑘
    (3.5) 
𝐼𝑝𝑘 ≈
1
2
𝑘𝑝 (
𝑊
𝐿
) (𝑉𝑑𝑑 − 𝑉𝐺 − 𝑉𝑡ℎ)
2 (3.6) 
According to Figure 29, m=-0.0779, 𝑉𝑇𝐻0 = 0.3793𝑉 
𝑉𝑡ℎ = 𝑚𝑉𝑠𝑏 + 𝑉𝑇𝐻0    (3.7) 
The gain of the amplifier is 𝛼, and the supply noise is 𝑣𝑑𝑑. 
𝑣𝑏 = 𝛼 ∗ 𝑣𝑑𝑑    (3.8) 
Substitute equation (3.6), (3.7), and (3.8) into (3.5), and obtain the equation (3.9). 
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𝑇𝑑 =
4(𝑉𝐷𝐷+𝑣𝑑𝑑)
𝑘𝑝(
𝑊
𝐿
)((1−𝑚)𝑉𝐷𝐷−𝑉𝐺−𝑉𝑡ℎ0+(𝑣𝑑𝑑−𝑚𝑣𝑑𝑑+𝑚𝛼𝑣𝑑𝑑))
2
   
 (3.9) 
From equation (3.9), we can observe that the delay of each buffer stage of the VCO 
will vary due to the supply noise 𝑣𝑑𝑑. The delay variation is time-dependent phase jitter, 
which can directly convert to the phase noise and timing jitter. Since the 𝑣𝑑𝑑  is the 
white band noise and its power spectrum density is the bell curve, it has a standard 
deviation (𝜎). Suppose the 𝑣𝑑𝑑𝜎=1mV, and our goal is to find the proper gain of the 
amplifier to minimize the standard deviation of delay of each buffer stage (𝑇𝑑𝜎 ). We 
use MATLAB to find the optimized gain of the amplifier (𝛼𝑜𝑝𝑡) and calculate the 
minimized delay variation (𝑇𝑑𝜎𝑚𝑖𝑛 ). The voltage bias and transistor sizes are from the 
real design of the 3GHz VCO. The optimization procedure is shown from Figure 37 to 
Figure 41. Figure 37 is the noise generation. Figure 38 shows the 𝑇𝑑  variation without 
the 𝑉𝑡ℎ compensation. Figure 39 shows the 𝑇𝑑𝜎  data for the compensation factor change 
from 0 to 30, and the optimized value is found to bet 𝛼 = 13.6. Figure 40 shows the 𝑇𝑑 
variation when 𝛼 = 13.6 . Figure 41 shows the 𝑇𝑑  variation when sweeping the 
compensation factor, 𝛼, from 0 to 30. 
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Figure 37 RMS noise generation 
      
Figure 38 𝑇𝑑 variation without compensation (𝛼 = 0) 
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Figure 39 𝑇𝑑𝜎 vs. 𝛼 
 
Figure 40 𝑇𝑑 variation with 𝛼 = 13.6 
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Figure 41 𝑇𝑑 variation with 𝛼 sweeping from 0 to 30 
The process above indicates that the 𝑇𝑑 variation could be significantly reduced with 
a proper compensation factor, which is also the gain of the amplifier in Figure 36. 
However, the relation of body bias and the threshold voltage is modeled only in DC, 
which means that in equation (3.7), the slope 𝑚 may also change in the frequency 
domain. A more reasonable relation which can reflect this non-ideality is shown in the 
equation (3.10). 
𝑉𝑡ℎ(𝑓) = 𝑚(𝑓)𝑉𝑠𝑏(𝑓) + 𝑉𝑇𝐻0  (3.10) 
The direct relation of 𝑉𝑡ℎ  and 𝑉𝑠𝑏  in the frequency domain is not easy to plot in 
Cadence. Since the supply noise is a white band noise, which means every frequency 
component will cause a particular 𝑇𝑑. The relation between the supply noise and the 
delay in the frequency domain can be written in the equation (3.11). If the 𝑇𝑑(𝑓) is 
constant for all 𝑓, then the variation would be zero. Although this is impossible, it points 
out a method to minimize the delay variation in the frequency domain. 
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𝑇𝑑(𝑓) =
4(𝑉𝐷𝐷+𝑣𝑑𝑑(𝑓))
𝑘𝑝(
𝑊
𝐿
)((1−𝑚)𝑉𝐷𝐷−𝑉𝐺−𝑉𝑡ℎ0+(𝑣𝑑𝑑(𝑓)−𝑚𝑣𝑑𝑑(𝑓)+𝑚𝛼𝑣𝑑𝑑(𝑓)))
2
   
 (3.11) 
The real relation of 𝑇𝑑(𝑓) and 𝑣𝑑𝑑(𝑓) can be found by using the setup in Figure 42. 
Since our goal is to reduce the “far-out” noise of the VCO, we will try to minimize the 
𝑇𝑑(𝑓) when 𝑓 ≤ 1𝐺𝐻𝑧. In Figure 42, the rising/falling time of the square wave in the 
input signal generator will be tuned to make sure the mean value of the delay after the 
first inverted stage equals to the 
𝑇𝑜𝑠𝑐
𝑁
, i.e., 30.3ps. The supply voltage expression with 
noise is 𝑉𝑑𝑑(𝑓) = 1 + 0.001sin (2𝜋𝑓𝑡). The other voltage sources are for biasing. In 
the simulation, we sweep the frequency from low to high up to 1GHz. Figure 43 shows 
the 𝑇𝑑(𝑓) variation without any compensation, i.e., 𝛼 = 0. Figure 44 shows the setup 
of the 𝑣𝑑𝑑(𝑓) compensation technique, where the compensation factor 𝛼 will be swept 
from 0 to 20. Figure 45 will show the relation of 𝑇𝑑(𝑓) and 𝑣𝑑𝑑(𝑓) with 𝛼 from 0 to 
20. The bold black plus sign stands for the 𝑇𝑑(𝑓) value when 𝛼 = 13.68, which is close 
to the optimized value we found in the time domain. The mean value of delay is roughly 
30.3ps, which means the oscillation frequency is 3GHz.  
In the frequency domain simulation, we found even though the 𝑚(𝑓) might change 
for the different frequency component of the noise, this nonideality is not significant 
enough to affect the choice of 𝛼. 
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Figure 42 the testbench to plot the relation between 𝑇𝑑(𝑓) and 𝑣𝑑𝑑(𝑓) 
 
Figure 43 the relation of 𝑇𝑑(𝑓) and 𝑣𝑑𝑑(𝑓) 
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Figure 44 the testbench to plot the relation of 𝑇𝑑(𝑓) and 𝑣𝑑𝑑(𝑓) for 𝛼 swept from 0 to 
20 
 
Figure 45 the relation of 𝑇𝑑(𝑓) and 𝑣𝑑𝑑(𝑓) for 𝛼 swept from 0 to 20 
3.3 Free running RO and fake-biased current starved VCO with the proposed method 
The previous section has introduced the model of reducing the phase noise. This 
section will use the spectrum, and the phase noise plot to prove the effectiveness of the 
method on the free-running RO and the fake-biased current starved RO. Since the free-
running RO works the same way as the current starved RO from the charging and 
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discharging perspective, the method should also work for it. A resister will generate the 
white noise, and the Root-Mean-Square (RMS) noise value of the resistor is calculated 
by 𝑉𝑛 = √4𝑘𝑇𝑅, where 𝑘 is the Boltzmann constant and 𝑇 is the temperature. Figure 
46 (a) (b) and (c) are schematics of the three setups of noiseless and noisy supply 
sources. Figure 46 (a) stands for the zero-noise supply, which means all the possible 
noise are from the devices. Figure 46 (b) shows the way to introduce thermal noise to 
the supply, through a resistor in series with the source. An ideal voltage buffer is used 
to create an ideal voltage source. Figure 46 (c) represents the way to amplify the noise 
and feed it back to the body bias of the PMOS.  
 
 
Figure 46 white noise source setup  
The free-running RO is composed of eleven cascaded inverters configured in a loop. 
In Figure 46 to 50, we demonstrate the noise lowering effect using the output frequency 
spectrum and phase noise plots. For each figure, the red curve represents the noiseless 
supply situation, the blue curve for when the supply noise introduced without 
compensation, and the green curve for the supply noise with compensated. From the 
spectrums of Figure 47 and Figure 49, we can see the supply noise “broadened” the 
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spectrum near the oscillation frequency, and the compensation technique sharpened the 
spectrum. The phase noise plots in Figure 48 and Figure 50 shows the quantitative 
results for the 3GHz and 1Ghz free running RO. The phase noise lowering more in 
1GHz RO is because the optimized compensation factor is calculated under the noise 
frequency up to 1GHz. 
 
Figure 47 spectrum of the 3GHz free running RO 
 
Figure 48 phase noise plot of the 3GHz free running RO 
 44 
 
Figure 49 spectrum of the 1GHz free running RO 
 
Figure 50 phase noise plot of the 1GHz free running RO 
    When we apply this method to a 3GHz fake-biased current starved RO in Figure 51, 
the noise reduction effect is more noticeable. The spectrum of Figure 52 shows that 
after the noise reduction, the spectrum almost overlaps the spectrum of the noiseless 
supply RO. The phase plot in Figure 53 shows the supply noise is almost cleaned out. 
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Figure 51 3GHz fake-biased current starved RO 
 
Figure 52 spectrum of the 3GHz fake, biased current starved RO 
 46 
 
Figure 53 the phase noise plot of the 3GHz fake, biased current starved RO 
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CHAPTER 4 
3GHZ COARSE-FINE VOLTAGE-CONTROLLED RO DESIGN  
AND NOISE REDUCTION 
The general VCO design goals are as the follows: 1) wide frequency tuning range; 2) 
possessing the linear gain (𝐾𝑉𝐶𝑂 ) between the oscillation frequency (𝑓𝑜𝑠𝑐 ) and the 
control voltage (𝑉𝑐); 3) insensitivity to the supply noise; 4) low power and low area [1]. 
Chapter 3 proposed the new model to diminish the phase noise introduced from the 
supply noise, which has covered the third goal. This chapter presents a VCO design that 
can realize the other three objectives. The design requirement is the oscillation 
frequency is 3GHz with ±10% tuning range, which means the VCO should be able to 
tune from 2.7GHz to 3.3GHz. The gain of the VCO (𝐾𝑣𝑐𝑜 ) should be less than 
200MHz/V. The first part of this chapter will discuss the design algorithm. The second 
part will discuss the circuit details.  The third part will use the novel VCO structure to 
certify the proposed noise reduction model.   
4.1 Discussion of the design algorithms 
The ring oscillator based VCO has two main parts, the voltage to current converter 
(V-I) and current controlled oscillator (CCO). We focused on the V-I design and used 
the conventional CCO as shown in Figure 51.  
The normal relation between the 𝑓𝑜𝑠𝑐 and the 𝑉𝑐 expression is in equation (4.1). From 
equation (4.2), we know when the Δ𝑉𝑐 is fixed, the higher the 𝐾𝑣𝑐𝑜, the more extensive 
tuning range of the 𝑓𝑜𝑠𝑐, which is Δ𝑓𝑜𝑠𝑐. However, the effort of increasing the 𝐾𝑣𝑐𝑜 will 
inevitably bring the drawbacks of increasing the phase noise. Since 𝑉𝑐 = 𝑉𝐶 + 𝑣𝑐, the 
noise coupling with 𝑉𝐶 will be amplified by the opamp. As a result, the VCO has to be 
designed to have a low gain, but still have a high enough frequency tuning range. The 
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task will be more challenging if the required supply voltage of a device is also low since 
the scope of Vc will also be squeezed.    
𝑓𝑜𝑠𝑐 = 𝑓𝑜 + 𝐾𝑣𝑐𝑜𝑉𝑐 (4.1) 
δ𝑓𝑜𝑠𝑐 = 𝐾𝑉𝐶𝑂δ𝑉𝑐 (4.2)  
A linear VCO design is necessary because it provides the control efficiency and 
accuracy. The linear controller will output the real-time 𝑓𝑜𝑠𝑐  rather than delaying or 
overshooting. However, linearizing the relation of  𝑓_𝑜𝑠𝑐  and 𝑉𝑐  will also raise the 
design conflict with the low 𝐾𝑣𝑐𝑜. Suppose the V-I has a linear relationship between the 
input and output in equation (4.3), and the current mirroring ratio from the V-I to the 
CCO is M, then the relation of CCO peak current and the 𝑉𝑐 is shown in equation (4.4). 
From the equation (10) of Chapter 2, we can derive equation (4.5) and can reorganize 
the equation as the same form as equation (4.1). It would be noticeable that the linearity 
requires the 𝐾𝑣𝑐𝑜 =
𝑀𝑚
2𝑁𝐶𝑡𝑜𝑡𝑉𝑑𝑑
, and the 𝑓0 =
𝑀𝐼𝑏0
2𝑁𝐶𝑡𝑜𝑡𝑉𝑑𝑑
. The 𝐾𝑣𝑐𝑜  turns out to be high 
when substituting the real parameter values to the variables. The way to avoid the 
problem is to confine the frequency tuning range by defining the Δ𝑓𝑜𝑠𝑐𝑓𝑖𝑛𝑒 =
Δ𝑓𝑜𝑠𝑐
𝑛
, 
which will decrease the gain from the original 𝐾𝑣𝑐𝑜 to the 𝐾𝑣𝑐𝑜𝑓𝑖𝑛𝑒 =
𝐾𝑣𝑐𝑜
𝑛
. As a result, 
we need n coarse/discrete tuning channels to cover the entire tunable frequency range. 
𝐼𝑏 = 𝑚𝑉𝑐 + 𝐼𝑏0 (4.3) 
          𝐼𝑃𝐾 = 𝑀𝐼𝑏  (4.4) 
𝑓𝑜𝑠𝑐 =  
𝐼𝑃𝐾
2𝑁𝐶𝑡𝑜𝑡𝑉𝐷𝐷
=
𝑀𝑚𝑉𝑐+𝑀𝐼𝑏0
2𝑁𝐶𝑡𝑜𝑡𝑉𝑑𝑑
=
𝑀𝑚
2𝑁𝐶𝑡𝑜𝑡𝑉𝑑𝑑
𝑉𝑐 +
𝑀𝐼𝑏0
2𝑁𝐶𝑡𝑜𝑡𝑉𝑑𝑑
 (4.5) 
In equations (4.3) to (4.5), it would be apparent to find there are two ways to split the 
continuous frequency range Δ𝑓𝑜𝑠𝑐 into n discrete/coarse stages. One way is to replace 
the 𝐶𝑡𝑜𝑡 with a series of capacitors, and the value of each one equals to 𝑛𝐶𝑡𝑜𝑡. This 
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technique is dominant in the coarse-fine LC tank VCO design [10], and the serial 
capacitors are called the Capacitor Bank (CB) as shown in Figure 54. The circuit can 
be applied as the component with the red outline in the PLL as shown in Figure 55.   
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Figure 54 typical coarse-fine LC tank VCO structure 
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Figure 55 PLL application of coarse-fine VCO with capacitor bank structure 
It is true that the CB provided a solution for the coarse-fine structure, but since the 
number (𝑘𝜖[1, 𝑛]) of closed switches will determine the actual capacitance loaded at 
the output of each buffer stage, the frequency offset 𝑓0 as well as the gain 𝐾𝑣𝑐𝑜𝑠, will 
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change at the same time.  In equation (4.6), 𝑚𝑠 =
𝑚
𝑛
, such that 𝐾𝑣𝑐𝑜𝑠(𝑚𝑎𝑥) =
𝐾𝑣𝑐𝑜
𝑛
=
𝐾𝑣𝑐𝑜𝑓𝑖𝑛𝑒  at 𝑘 = 𝑛, and 𝐾𝑣𝑐𝑜𝑠(𝑚𝑖𝑛) =
𝐾𝑣𝑐𝑜
𝑛2
 at 𝑘 = 1. 
𝑓𝑜𝑠𝑐 = 
𝑀𝑚𝑠∗𝑘
2𝑁(𝑛𝐶𝑡𝑜𝑡)𝑉𝑑𝑑
𝑉𝑐 +
𝑀𝐼𝑏0∗𝑘
2𝑁(𝑛𝐶𝑡𝑜𝑡)𝑉𝑑𝑑
  (4.6) 
Figure 56 points out the problem of CB structure. First, the slopes of the line cluster 
are different, which indicates the 𝐾𝑣𝑐𝑜𝑠 is different for different 𝑓0. Second, there will 
be blind zones between the neighboring coarse stages, since the 𝐾𝑣𝑐𝑜𝑠  should be 
designed to equal to 𝐾𝑣𝑐𝑜𝑓𝑖𝑛𝑒 =
𝐾𝑣𝑐𝑜
𝑛
 for the whole frequency range, but the actual 
𝐾𝑣𝑐𝑜𝑠 =
𝐾𝑣𝑐𝑜∗𝑘
𝑛2
. Although the issues can be alleviated by setting redundant lines to fill 
the blind zones, or compromise to reduce the linearity, the algorithm in equation (4.6) 
suffers from a lack of flexibility so that will not satisfy requirements of low gain, high 
linearity, and broad tuning range for VCO design. 
Vc
fosc
Blind Zone
 
Figure 56 relation of 𝑓𝑜𝑠𝑐 and 𝑉𝑐 of the coarse-fine algorithm of the LC tank VCO 
The root of the problem in the previous algorithm is the 𝐶𝑡𝑜𝑡 exists in both terms in 
equation (4.5), i.e., in the 𝐾𝑣𝑐𝑜 and 𝑓0 terms. To solve the issue, we need to break the 
correlation between the gain and offset frequency. Therefore, we will use Current 
Addition (CA) algorithm, which is shown from the equations (4.7) to (4.10). 
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𝐼𝑐𝑟𝑠 = 𝑚𝑐𝑟𝑠𝑉𝑐𝑟𝑠 + 𝐼𝑐𝑟𝑠0  (4.7) 
𝐼𝑐𝑜𝑚𝑏 = 𝐼𝑏 + 𝐼𝑐𝑟𝑠   (4.8) 
𝑓𝑜𝑠𝑐 = 
𝐼𝑃𝐾
2𝑁𝐶𝑡𝑜𝑡𝑉𝐷𝐷
=
𝑀𝑚
2𝑁𝐶𝑡𝑜𝑡𝑉𝑑𝑑
𝑉𝑐 +
𝑀𝑚𝑐𝑟𝑠
2𝑁𝐶𝑡𝑜𝑡𝑉𝑑𝑑
𝑉𝑐𝑟𝑠 +
𝑀(𝐼𝑐𝑟𝑠0+𝐼𝑏0)
2𝑁𝐶𝑡𝑜𝑡𝑉𝑑𝑑
 (4.9) 
𝐼𝑐𝑜𝑚𝑏0 = 𝐼𝑐𝑟𝑠0 + 𝐼𝑏0  (4.10) 
Equation (4.9) shows the CA formula, where 𝑚𝑐𝑟𝑠 ≫ 𝑚,  𝐼𝑐𝑟𝑠0 ≫ 𝐼𝑏0 . A low bit 
number DAC will connect to the VCO discrete input to quantify the 𝑉𝑐𝑟𝑠. The blind 
zones will be easy to avoid because the design variables 𝑉𝑐 , 𝑉𝑐𝑟𝑠, 𝑚 , and 𝑚𝑐𝑟𝑠  are                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
independent. The PLL application example using this technique is shown in Figure 57. 
The VCO, colored in red in the figure, will now exhibit features such as high linearity, 
low gain, and wide tuning range when the CA method is employed. The next section 
will discuss the VCO at the circuit level. 
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Figure 57 PLL application of coarse-fine VCO of addition algorithm 
4.2 3GHz coarse-fine current starved VCO design 
In this section, we will apply the CA algorithm to design the transistor level V-I for 
the current-starved VCO to prove its advantages. The top-level VCO diagram is 
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illustrated in Figure 58. The merits of this VCO has been listed below and will be 
explained in detail after discussing how the circuit works. 
1) Low supply voltage; 
2) Wide tunable frequency; 
3) Low 𝐾𝑣𝑐𝑜; 
4) High linearity; 
5) No frequency blind zones; 
6) Efficient on-board tunability for both of the coarse and fine control; 
7) Low power dissipation and layout area; 
8) Suitable for the proposed supply noise lowering technique in Chapter 3 
Figure 58 is the illustration of the coarse-fine VCO diagram with the CA algorithm, 
which is also applied as the red-box block in Figure 57. Since the inverter stages will 
be the conventional circuits shown in Figure 51, we will only focus on the design of the 
V-I converter. There are three blocks in the V-I converter, namely Fine Tune V-I, 
Coarse Tune V-I, and Current Addition.    
The red dash line boxes are the V-I generators. The relation of the voltage to the 
current can be derived from the equations (4.11) to (4.13). In the circuit design, the N1 
and N2 should be wide enough to support the linearity. However, since the 𝐼𝐶 is small, 
even if the 2𝐼𝐶  is less than 1% of the 𝑘𝑛 (
𝑊
𝐿
), the size of N1 and N2 will be still in a 
normal range. Among the different types of V-I generators, this simple structure has the 
following advantages. First, it will provide a wide tuning range for the 𝑉𝐶; Ideally, the 
input tuning range could be tuned form 𝑉𝑡ℎ𝑛  to 𝑉𝑑𝑑 − 𝑉𝑡ℎ𝑛 . Second, this circuit 
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provides a high tunability of the 𝐾𝑉𝐶𝑂  because 𝑚 =
1
𝑅
. Third, it will be highly 
compatible with the precision current mirror in the next design step. 
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Figure 58 Current Addition VCO diagram 
𝑉𝐺𝑆 − 𝑉𝑡ℎ = 𝑉𝑂𝑉   (4.11) 
𝑉𝐶 − 𝐼𝐶𝑅 − 𝑉𝑡ℎ = √
2𝐼𝐶
𝑘𝑛(
𝑊
𝐿
)
  (4.12) 
𝐼𝐶 ≈
𝑉𝐶−𝑉𝑡ℎ
𝑅
, if the 2𝐼𝐶 ≪ 𝑘𝑛(
𝑊
𝐿
) (4.13) 
The key of this design is to make sure the branch current will be able to be merged 
and mirrored to the VCO buffer stages precisely. For a single transistor in the saturation 
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region, 
𝛿𝐼𝑂
𝛿𝑉𝑂 
=
1
𝑟𝑜
. Since 𝑟𝑜 is not infinite, the output current will change when the output 
voltage changes. Suppose the PMOS transistors have the same sizes, when we apply 
cascode shielding technique, the overall output impedance will increase to 𝑔𝑚 𝑟𝑜
2 . 
Since the general cascoding structure will consume a lot of supply headroom, we used 
the wide-swing cascode to make sure 𝑉𝐷𝐷 − 𝑉𝐴 close to 𝑉𝐷𝑆𝐴𝑇 and 𝑉𝐷𝐷 − 𝑉𝐶 close to 
2𝑉𝐷𝑆𝐴𝑇. To further increase the mirroring accuracy, we use the opamp as the regulator 
to clamp 𝑉𝐴 and 𝑉𝐵  [18], which will increase the overall output impedance to 
𝑔𝑚 𝑟𝑜
2 𝐴𝑜𝑝𝑎𝑚𝑝. The design techniques above will make sure the current will precisely 
be copied from 𝐼𝑓𝑖𝑛𝑒 to 𝐼𝑓𝑖𝑛𝑒𝑚1 and 𝐼𝑐𝑜𝑎𝑟𝑠𝑒 to 𝐼𝑐𝑜𝑎𝑟𝑠𝑒𝑚1. The 𝐼𝑓𝑖𝑛𝑒𝑚1and 𝐼𝑐𝑜𝑎𝑟𝑠𝑒𝑚1 will 
be accurately copied to 𝐼𝑓𝑖𝑛𝑒𝑚2 and 𝐼𝑐𝑜𝑎𝑟𝑠𝑒𝑚2 because the two-voltage bias is the same. 
Then, the two branch currents will be merged to be the 𝐼𝑠𝑢𝑚 and finally, mirror to the 
VCO buffer stages. The coarse and fine voltage to current relationships are summarized 
in        Table 3. Figure 59 to Figure 62 show the current mismatches in all the steps 
described above. From the statistics, we can find the mismatches of the currents 
mirroring are small. 
 bottom center top 
𝑉𝑐𝑜𝑎𝑟𝑠𝑒(mV) 529 579 639 
𝐼𝑐𝑜𝑎𝑟𝑠𝑒(𝜇𝐴) 0.584 1.185 1.804 
𝑉𝑐𝑜𝑎𝑟𝑠𝑒(mV) 450 650 850 
𝐼𝑐𝑜𝑎𝑟𝑠𝑒(𝜇𝐴) 23 28 33 
𝑓𝑜𝑠𝑐(GHz) 2.7 3.0 3.3 
       Table 3 Design parameters of the V-I converter 
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Figure 59 Coarse Tune current mismatch, Δ𝐼𝑐𝑜𝑎𝑟𝑠𝑒 < 0.07% 
 
      Figure 60 Fine Tune current mismatch, Δ𝐼𝑐𝑜𝑎𝑟𝑠𝑒 < 0.09% 
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Figure 61 Current Addition mismatch, Δ𝐼𝑠𝑢𝑚 < 7.2𝜇% 
 
Figure 62 Current mismatch from I_sum to I_bias, Δ𝐼𝑏𝑖𝑎𝑠 < 0.24% 
The merits of this circuit structure explained below include: 1) low supply voltage; 2) 
meets the target frequency tuning from 2.7GHz to 3.3GHz. In actuality, the frequency 
tuning range can be extended by 1GHz with high linearity since the 𝑉𝑐𝑜𝑎𝑟𝑠𝑒 still has a 
lot of room to increase and decrease. 
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Due to the flexibility of the design technique and accuracy of current mirroring, the 
𝐾𝑣𝑐𝑜 can be designed to be lower than 200MHz/V, but can still cover a wide frequency 
tuning range, which is 600MHz, even though the input voltage controlling range is only 
0.4V. Figure 63 illustrates the relationship between the frequency and the coarse and 
fine controlling voltages. From the graph, we can see there are 12 coarse/discrete stages 
and ΔVcoarse=10mV. The linearity is high for all discrete stages. From trendline 
equation, we can read the value of 𝐾𝑣𝑐𝑜 and 𝑓0 for each coarse stage. 
 
Figure 63 Oscillation frequency vs. Vc_coarse and Vc_fine 
Due to the process and temperature variation, the V-I relation will not be as ideal as 
represented in the design. In our application, the 𝐶𝑡𝑜𝑡 and 𝑉𝑡ℎ𝑛 variation will mainly 
affect the oscillation frequency. Thus, the frequency tunability is necessary. In Figure 
58, 𝑅𝑓𝑖𝑛𝑒 and 𝑅𝑐𝑜𝑎𝑟𝑠𝑒 will be replaced as the tunable resistors on the PCB. 𝑅𝑓𝑖𝑛𝑒 can 
tune the 𝐾𝑣𝑐𝑜 , and 𝑅𝑐𝑜𝑎𝑟𝑠𝑒  will mainly tune the frequency coverage. Figure 64 
illustrates the fine-tuning of the center frequency with the 𝑅𝑓𝑖𝑛𝑒 . When 𝑉𝑐𝑜𝑎𝑟𝑠𝑒  = 
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0.579V and 𝑉𝑓𝑖𝑛𝑒 = 0.65V, referring to Figure 63, the center 𝑓𝑜𝑠𝑐 should equal to 3GHz. 
We can find when 𝑅𝑓𝑖𝑛𝑒 change from 150k to 450k, the frequency tuning range is about 
55MHz. In Figure 65, we can see, when 𝑅𝑐𝑜𝑎𝑟𝑠𝑒  changes from 4.65k to 8.65k the 
coverage of oscillation frequency will move down accordingly. The 𝑅𝑓𝑖𝑛𝑒  will 
effectively change the 𝐾𝑣𝑐𝑜, which cannot be too high, or it will amplify the noise nor 
too low or it will introduce the blind zone issue. The change of 𝑅𝑐𝑜𝑎𝑟𝑠𝑒 will change the 
frequency coverage, which is helpful because the process variation will cause a 
variation of 𝐶𝑡𝑜𝑡, which will change center oscillation frequency. By properly tuning 
the 𝑅𝑐𝑜𝑎𝑟𝑠𝑒, the central 𝑓𝑜𝑠𝑐 can be brought back to 3GHz. 
 
Figure 64 VCO frequency tuning with R_fine 
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Figure 65 VCO frequency tuning with R_coarse, different colors stand for different 
R_coarse 
This circuit will be low power because of the simple structure. Since the eleven 
inverter stages will be the primary power consumption blocks, the average power 
consumption of the VCO 𝑃𝑎𝑣𝑔 = 𝑁𝑉𝐷𝐷
2 𝐶𝑡𝑜𝑡𝑓𝑜𝑠𝑐 = 0.107𝑚𝑊 . Since the circuit is 
designed with the current starved VCO buffer stages, the proposed model to reduce the 
phase noise will also work for this VCO. The third section will discuss the details. 
A simple two-stage opamp with 50dB gain and proper phase margin will complete 
the designing. A proper common-mode voltage choice is 0.75V because it will have 
enough room to allow the DC voltage at the point to move up and down to fit the fine 
and coarse tuning blocks. The most critical design issue is, in Figure 58, the DC voltage 
V_bp_dn (for both fine and coarse blocks) and the opamp gain will determine the 
difference of the voltages from the drain to source, which is the 𝑉𝐷𝐷. Consider Δ𝑉𝐷𝑆 =
𝑉𝑏𝑝𝑑𝑛
𝐴𝑜𝑝𝑎𝑚𝑝
. Since the gate-source voltages are the same due to the current mirror, the gain 
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of the opamp will directly affect the current mismatch. For example, from simulation 
we found if the gain is too small the opamp will make the current mismatch even larger 
than that with the circuit only has the cascoding structure. However, if the gain is too 
large, the opamp offset will come into the picture, which may introduce instability. The 
systematic offset can be minimized by properly choosing the sizes of the transistors, 
and the random offset need to be minimized with more design and layout skills [18]. 
The gain and phase plot of the opamp is shown in Figure 66. The stability analysis for 
the V-I is shown in Figure 67 and Figure 68. 
 
Figure 66 gain and phase plot of the opamp used in the V-I 
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Figure 67 loop gain and phase plot of the coarse stage V-I for the stability analysis 
 
Figure 68 loop gain and phase plot of the fine stage V-I for the stability analysis 
4.3 Noise reduction model test on current addition coarse-fine VCO 
This section will show the results for noise reduction using proposed Vth method on 
the real coarse-fine VCO design. Using the same plot conventions as Chapter 3, the red 
line is for the noiseless supply; The blue line shows the condition with the power supply 
noise introduced, and the green line shows the situation after applying the noise 
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compensation method. The phase noise lowering number for different oscillation 
frequencies are summarized in Table 4. 
 
Figure 69 VCO output spectrum when 𝑓𝑜𝑠𝑐 = 2.67GHz 
 
Figure 70 VCO output phase noise plot when 𝑓𝑜𝑠𝑐 = 2.67GHz 
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Figure 71 VCO output spectrum when 𝑓𝑜𝑠𝑐 = 3.0GHz 
 
  Figure 72 VCO output phase noise plot when 𝑓𝑜𝑠𝑐 = 3.0GHz 
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Figure 73 VCO output spectrum when 𝑓𝑜𝑠𝑐 = 3.32GHz 
 
Figure 74 VCO output phase noise plot when 𝑓𝑜𝑠𝑐 = 3.32GHz 
 𝑓𝑜𝑠𝑐 = 2.67𝐺𝐻𝑧 𝑓𝑜𝑠𝑐 = 3.0𝐺𝐻𝑧 𝑓𝑜𝑠𝑐 = 3.32𝐺𝐻𝑧 
Phase Noise Lowering(dBc/Hz) 
at Δf = 10MHz 
6.01 7.51 9.56 
Table 4 Summary of Phase Noise for the real coarse-fine VCO 
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CHAPTER 5 
CONCLUSIONS 
This thesis has proposed a threshold voltage compensation method to reduce the VCO 
phase noise introduced by the supply. From the circuit perspective, the supply noise 
caused the random variation of the delay at every buffer stage in the ring oscillator. The 
delay variation will accumulate through the oscillator and create the overall phase jitter. 
The phase jitter will "broaden" the spectrum of the VCO output signal in the frequency 
domain, which can be characterized as the power of the phase noise. As a result, the 
way to reduce the phase noise power (phase noise) of the VCO is to stabilize the delay 
of the buffer stage, which is what the Vth compensation method is designed for.    
Phase jitter will degenerate the performance for multiple types of systems, and the 
supply noise is a significant source of the phase jitter. For the high-speed digital circuits, 
the jitter will reduce the safe sampling space. For high-speed I/O systems, higher jitter 
will increase the Bit Error Rate (BER), For the high-speed ADC, the jitter existence 
will mainly limit the speed of the input analog signal and reduce the Effective Number 
of Bits (ENOB). For RF transceiver systems, the jitter of VCO may cause the interest 
signal overlaps the unwanted interferers when the down conversion process is 
undergoing at the receiver side. Since the VCO is the extensively used block in many 
analog and mixed-signal systems, the VCO with low jitter will noticeably boost the 
entire system performance. 
The oscillation frequency for the free running and the current-starved ring oscillator 
are both 𝑓𝑜𝑠𝑐 =
1
𝑁𝑡𝑑
 where 𝑡𝑑 equals the sum of charge and discharge time of one period. 
The jitter of the 𝑡𝑑  will form the phase jitter of the VCO. In the time domain, the 
standard deviation of the random clock edge position from the ideal clock edge position 
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will reflect the phase noise magnitude at the VCO output spectrum or phase noise plot.  
The way to convert the frequency domain phase noise to the time domain long-term 
jitter is integrate the phase noise plot and multiply a constant specified in equation (2.16) 
of chapter 2. The Leeson's model separates the plot into N portions. The noise 
magnitude function is approximated to 
1
fN
   where f is from "close in" to "far out" the 
central frequency. From the measurer perspective, the time domain jitter can be 
classified as total jitter (edge to edge jitter), cycle jitter and cycle to cycle jitter. The 
best choice for measuring jitter depends on if the ideal reference clock is available. A 
cyclostationary noise model explains the contour of the VCO output spectrum, and how 
the noise migrates from the power supply to the phase of the output signal. The 
commonly used supply noise cancellation technique includes using decoupling caps, 
increase the current in the buffer stages, and the current compensation technique. 
The being proposed noise compensation model is based on the highly controllable 
feature of the threshold voltage offered by the 28nm UTBB FD-SOI technology. This 
process allows the body bias change from -3V to 3V, while the supply is only 1V. The 
gain |
ΔVth
ΔVB 
| = 77mV/V, and the threshold voltage has a high rejection ratio of the 
voltage variation on other nodes. The model is aiming to stabilize the propagation delay 
as much as possible with the existence of the supply noise. The noisy power supply will 
connect to the body bias of PMOS transistors through the amplifier, such that the noise 
on the supply can be mutually canceled with the threshold voltage. The gain of the 
amplifier or the compensation factor is called α. When α=13.6 the delay variation will 
be minimized in the time domain. Considering in the frequency domain, the relation of 
body bias voltage and the threshold voltage may not hold, we tested the relationship 
between td(f) vs.α and found this issue is not significant enough to affect the choice of 
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α. The testing results of the spectrum and phase noise plot of the free-running ring 
oscillator and the fake-biased current starved VCO has proved the effectiveness of the 
proposed phase noise reduction model. 
To solve the multiple design conflicts with the goals of low 𝐾𝑣𝑐𝑜, high linearity, wide 
frequency tuning range, we need to use the coarse-fine structure. The CA algorithm 
based coarse-fine structure has the following benefits:  1) low VCO gain; 2) wide tuning 
range; 3) high linearity; 4) tunability for coarse and fine controllers; 5) low power and 
area; 6) compatible with the proposed noise reduction method. The opamp used in the 
V-I converter must be carefully designed since, on the one hand, we want the gain to 
be high to minimize the mismatch of the current mirrors and, on the other hand, the 
offset of the opamp may cause the instability issue if the gain is too high. Careful design 
and layout are required to minimize the systematic and random offset. 
This work presents a new way to reduce the VCO phase noise migrated from the 
power supply. However, the object we choose to test, a single-ended current starved 
VCO buffer stage, has quite a bit of internal noise, which makes the overall phase noise 
is still high even though a large part of supply introduced phase noise is removed. Since 
the fundamental idea of this method is to minimize the delay variation of each buffer 
stage of a ring oscillator, other low internal noise design techniques should also be able 
to apply this method. For instance, using the differential buffer stage rather than the 
single ended buffer stage. In this real circuit simulation, the noise reduction effect may 
not be as sharp as the model indicated performance in Chapter 3 because we did not 
include the random variation of VDS into the model design. To make the model more 
accurate, we need to solve this issue in future work.   
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